

# JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms

Zane Weissman<sup>1</sup> Thore Tiemann<sup>2</sup> Daniel Moghimi<sup>1</sup> Evan  
Custodio<sup>3</sup> Thomas Eisenbarth<sup>2</sup> Berk Sunar<sup>1</sup>

<sup>1</sup>Worcester Polytechnic Institute, MA, USA

<sup>2</sup>University of Lübeck, Lübeck, Germany

<sup>3</sup>Intel Corporation, Hudson, MA, USA

CHES 2020, Sep. 14 – 18 2020



**WPI**



UNIVERSITÄT ZU LÜBECK  
INSTITUTE FOR IT SECURITY



## Motivation

## Background

IAS  
CCI-P

## Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

## JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

## Conclusions

# Motivation



Microsoft  
Azure

JackHammer

Z. Weissman,  
T. Tiemann

## Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Motivation



Microsoft  
Azure



JackHammer

Z. Weissman,  
T. Tiemann

## Motivation

### Background

IAS  
CCI-P

### Cache Attacks


Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Motivation



## Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Motivation

## Important Considerations

- ▶ Address spaces: physical, virtual, I/O virtual

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

#### Background

IAS  
CCI-P

#### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

#### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

#### Conclusions

## Important Considerations

- ▶ Address spaces: physical, virtual, I/O virtual
- ▶ Pages (4 KB) and hugepages (2 MB)

### Motivation

#### Background

IAS  
CCI-P

#### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

#### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

#### Conclusions

## Important Considerations

- ▶ Address spaces: physical, virtual, I/O virtual
- ▶ Pages (4 KB) and hugepages (2 MB)
- ▶ Which caches are/aren't modified by CPU/FPGA reads/writes/flushes

### Motivation

#### Background

IAS  
CCI-P

#### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


#### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

#### Conclusions

# Background

## Intel Acceleration Stack



JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS

CCI-P

### Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

### JackHammer

Background

Performance

Caching and Rowhammer


Fault Injection Attack

### Conclusions



# Background

## Intel Acceleration Stack



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Background

## Intel Acceleration Stack



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Background

## Intel Acceleration Stack



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Background

## Core Cache Interface Port

- ▶ MMIO
  - ▶ Device Feature Header
- ▶ DMA
  - ▶ Communication channels

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS

CCI-P

### Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

### JackHammer

Background

Performance

Caching and Rowhammer

Fault Injection Attack

### Conclusions

# Background

## Core Cache Interface Port

- ▶ MMIO
  - ▶ Device Feature Header
- ▶ DMA
  - ▶ Communication channels
  - ▶ Physical addressing of (huge)pages

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS

CCI-P

### Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

### JackHammer

Background

Performance

Caching and Rowhammer

Fault Injection Attack

### Conclusions

# Background

## Core Cache Interface Port

- ▶ MMIO
  - ▶ Device Feature Header
- ▶ DMA
  - ▶ Communication channels
  - ▶ Physical addressing of (huge)pages
  - ▶ Caching hints

```
RdLine_I  WrLine_I
RdLine_S  WrLine_M
           WrPush_I
```

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS

CCI-P

### Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

### JackHammer

Background

Performance


Caching and Rowhammer

Fault Injection Attack

### Conclusions

# Cache Attacks

## Background – Flush+Reload



JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Background – Flush+Reload



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer


Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions



# Cache Attacks

## Background – Flush+Reload



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Background – Flush+Reload



JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Background – Flush+Reload



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions


# Cache Attacks

## Background – Prime+Probe

Attacker



Cache



Victim



JackHammer

Z. Weissman,  
T. Tiemann

Motivation

Background

IAS  
CCI-P

Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

Conclusions


# Cache Attacks

## Background – Prime+Probe

Attacker



Cache



Victim



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions


# Cache Attacks

## Background – Prime+Probe

Attacker



Cache



Victim



JackHammer

Z. Weissman,  
T. Tiemann

Motivation

Background

IAS  
CCI-P

Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

JackHammer

Background

Performance

Caching and Rowhammer

Fault Injection Attack

Conclusions


# Cache Attacks

## Background – Prime+Probe

Attacker



Cache



Victim



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Background – Prime+Probe



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer


Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions



# Cache Attacks

## Attack Vectors – CPU



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – CPU



JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – CPU



- ▶ Flush instruction
- ▶ Reload timing  
⇒ **Flush+Reload**

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – CPU



- ▶ Flush instruction
- ▶ Reload timing  
⇒ **Flush+Reload**

- ▶ Flush instruction
- ▶ Flush timing  
⇒ **Flush+Flush**

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – FPGA/PCIe



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – FPGA/PCIe



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – FPGA/PCIe



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – FPGA/UPI



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer


Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions



# Cache Attacks

## Attack Vectors – FPGA/UPI



JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – FPGA/UIP



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Attack Vectors – Caching Hints



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Covert Channel



JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Cache Attacks

## Covert Channel



Throughput: 94.98 kBit/s

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer


Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions



# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions



- ▶ **Aggressor rows** accessed by the attacker must be near **victim rows**

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

- ▶ **Aggressor rows** accessed by the attacker must be near **victim rows**
- ▶ Rows mapped by XORing bits of the physical address on most modern CPUs (desktop, server, mobile) - see “DRAMA” by Pessl et al.

### Motivation

### Background

IAS

CCI-P

### Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

### JackHammer

Background

Performance

Caching and Rowhammer

Fault Injection Attack

### Conclusions

# JackHammer

## Background – Rowhammer

- ▶ **Aggressor rows** accessed by the attacker must be near **victim rows**
- ▶ Rows mapped by XORing bits of the physical address on most modern CPUs (desktop, server, mobile) - see “DRAMA” by Pessl et al.
- ▶ Attack probably relies on electromagnetic effects

### Motivation

### Background

IAS

CCI-P

### Cache Attacks

Background

Attack Vectors

CPU

FPGA

Covert Channel

### JackHammer

Background

Performance

Caching and Rowhammer

Fault Injection Attack

### Conclusions

- ▶ **Aggressor rows** accessed by the attacker must be near **victim rows**
- ▶ Rows mapped by XORing bits of the physical address on most modern CPUs (desktop, server, mobile) - see “DRAMA” by Pessl et al.
- ▶ Attack probably relies on electromagnetic effects
- ▶ Simplest defense: increase automatic DRAM row refresh rate

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

- ▶ **Aggressor rows** accessed by the attacker must be near **victim rows**
- ▶ Rows mapped by XORing bits of the physical address on most modern CPUs (desktop, server, mobile) - see “DRAMA” by Pessl et al.
- ▶ Attack probably relies on electromagnetic effects
- ▶ Simplest defense: increase automatic DRAM row refresh rate
- ▶ Shown to work on many DDR3, some DDR4, some ECC

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Scenario



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Background – Scenario



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Performance

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks


Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer


Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

## Hammering Rate




## Flip Rate





### Hammering rates with and without memory caching



#### Motivation

#### Background

IAS  
CCI-P

#### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


#### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

#### Conclusions

# JackHammer

## Fault Injection Attack (CVE-2019-19962)



### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Fault Injection Attack (CVE-2019-19962)



- ▶ Best case: JackHammer causes a fault 25% faster than CPU Rowhammer

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel


### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# JackHammer

## Fault Injection Attack (CVE-2019-19962)



- ▶ Best case: JackHammer causes a fault 25% faster than CPU Rowhammer
- ▶ With doubled DRAM row refresh rate: 185% faster than CPU

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Conclusions

- ▶ Systematic verification of timing leakages

JackHammer

Z. Weissman,  
T. Tiemann

**Motivation**

**Background**

IAS  
CCI-P

**Cache Attacks**

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

**JackHammer**

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

**Conclusions**

# Conclusions

- ▶ Systematic verification of timing leakages
- ▶ Caching hint analysis

JackHammer

Z. Weissman,  
T. Tiemann

Motivation

Background

IAS  
CCI-P

Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

Conclusions

# Conclusions

- ▶ Systematic verification of timing leakages
- ▶ Caching hint analysis
- ▶ Covert channel of 94.98 kBit/s

JackHammer

Z. Weissman,  
T. Tiemann

Motivation

Background

IAS  
CCI-P

Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

Conclusions

# Conclusions

- ▶ Systematic verification of timing leakages
- ▶ Caching hint analysis
- ▶ Covert channel of 94.98 kBit/s
- ▶ Rowhammer performance acceleration by 25%

JackHammer

Z. Weissman,  
T. Tiemann

Motivation

Background

IAS  
CCI-P

Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

Conclusions



# Conclusions

- ▶ Systematic verification of timing leakages
- ▶ Caching hint analysis
- ▶ Covert channel of 94.98 kBit/s
- ▶ Rowhammer performance acceleration by 25%
- ▶ CVE-2019-19962

## Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

## Conclusions

Thanks for your attention!

✉️ zweissman@wpi.edu    t.tiemann@uni-luebeck.de



WPI



UNIVERSITÄT ZU LÜBECK  
INSTITUTE FOR IT SECURITY



Motivation

Background

IAS  
CCI-P

Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

Conclusions



# Background

## FPGAs in the Cloud

- ▶ HAaaS vs. IaaS
- ▶ Major requirements<sup>1</sup>:
  - ▶ abstraction
  - ▶ sharing
  - ▶ compatibility
  - ▶ security
- ▶ Software security policies<sup>2</sup>

---

<sup>1</sup>Chen et al. '14

<sup>2</sup>Hategekimana et al. '18

### Motivation

#### Background

IAS  
CCI-P

#### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

#### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Background

## Physical Side-channels

- ▶ Long wires CC and SC<sup>3</sup>
- ▶ Voltage fluctuation <sup>4</sup>
- ▶ Fault injection <sup>5</sup>
- ▶ SPA, DPA<sup>6,7</sup>

---

<sup>3</sup>Giechaskiel et al. '17 and '18

<sup>4</sup>Gnad et al. '17

<sup>5</sup>Krautter et al. '18

<sup>6</sup>Schellenberg et al. '18

<sup>7</sup>Zhao+Suh '18

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

# Findings

## Hardware Timer

JackHammer

Z. Weissman,  
T. Tiemann

### Motivation

### Background

IAS  
CCI-P

### Cache Attacks


Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

### Conclusions

```
1 module hpc (  
2     input      clk,  
3     input      run,  
4     output reg  done,  
5     output reg [63:0] value  
6 );
```




# Findings

## Write Caching Hints – Integrated Arria 10

JackHammer

Z. Weissman,  
T. Tiemann

WrLine\_I



### Motivation

### Background

- IAS
- CCI-P

### Cache Attacks

- Background
- Attack Vectors
  - CPU
  - FPGA
  - Covert Channel


### JackHammer

- Background
- Performance
- Caching and Rowhammer
- Fault Injection Attack

### Conclusions

# Findings

## Write Caching Hints – PAC



### Motivation

### Background

- IAS
- CCI-P

### Cache Attacks

- Background
- Attack Vectors
  - CPU
  - FPGA
  - Covert Channel

### JackHammer

- Background
- Performance
- Caching and Rowhammer
- Fault Injection Attack

### Conclusions



# Future Work

- ▶ Attack PoC
- ▶ TLBleed
- ▶ CXL and CCIX
- ▶ Intra-FPGA cache attacks

JackHammer

Z. Weissman,  
T. Tiemann

## Motivation

### Background

IAS  
CCI-P

### Cache Attacks

Background  
Attack Vectors  
CPU  
FPGA  
Covert Channel

### JackHammer

Background  
Performance  
Caching and Rowhammer  
Fault Injection Attack

## Conclusions